Ones : out STD_LOGIC_VECTOR (4 downto 0)) Īrchitecture Behavioral of num_ones_for is Port ( A : in STD_LOGIC_VECTOR (15 downto 0) Ones = ones + A //Add the bit to the count. Both does the same thing, but after synthesising using Xilinx ISE, I get different synthesis reports. I have two codes, one in Verilog and another in vhdl, which counts the number of one's in a 16 bit binary number.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |